±1 LSB INL; no missing codes. – Programmable throughput up to ksps. – 8 external inputs; programmable as single-ended or differential. CF Mixed-signal 64KB Isp Flash MCU. ANALOG PERIPHERALS – SAR ADC ± 1 LSB INL Programmable Throughput to ksps to 8 External Inputs;. Silicon Labs CFTB. Explore Integrated Circuits (ICs) on Octopart: the fastest source for datasheets, pricing, specs and availability.

Author: Arashilrajas Gashicage
Country: Swaziland
Language: English (Spanish)
Genre: Business
Published (Last): 7 February 2016
Pages: 26
PDF File Size: 8.93 Mb
ePub File Size: 2.69 Mb
ISBN: 598-8-77118-768-6
Downloads: 32381
Price: Free* [*Free Regsitration Required]
Uploader: Tera

Tracking Modes Figure 6. Timer 1 High Byte Master Transmitter Mode Figure Data Register Figure Frame and Transmission Error Dagasheet Table Typical Master Receiver Sequence Reference Control Register Table CIP Block Diagram C8051020 Selection and Configuration Port1 Input Mode Register Figure Multiplexed Configuration Example ADC Modes of Operation 5. Boundary Scan Table Timer 1 Low Byte Figure Timer 2 Control Register Figure Temperature Sensor Transfer Function 6.


Timer 0 Low Byte Figure Non-multiplexed Configuration Figure Slave Transmitter Mode Figure Priority Crossbar Decode Table Figure Timer 4 Control Register Figure DAC Electrical Characteristics 9. SPI0 Data Register External Memory Interface Control Figure Left Justified Differential Data Table 5.

Right Justified Differential Data Figure 6. Internal Oscillator Control Register Table Slave Receiver Mode Figure Clock Rate Register Figure Bit Addressable Locations Configuring Ports which are not Pinned Out Starting a Conversion 6. datahseet

Starting a Conversion 5. Port3 Interrupt Flag Register Timer 3 High Byte Split Mode without Bank Select Edge-triggered Capture Mode Figure Product Selection Guide Figure 1.

Synchronous Mode Figure Special Function Registers Ports 0 through 3 and the Priority Crossbar Decoder Data Pointer High Byte Figure